This repository has been archived on 2023-12-21. You can view files and clone it, but cannot push or open issues or pull requests.
cse141L-project/RTL/Definitions.sv

17 lines
524 B
Systemverilog
Raw Normal View History

2022-08-12 05:01:28 +00:00
//This file defines the parameters used in the alu
// CSE141L
2022-08-13 22:34:01 +00:00
// Rev. 2022.5.27
2022-08-12 05:01:28 +00:00
// import package into each module that needs it
// packages very useful for declaring global variables
2022-08-13 22:34:01 +00:00
// need > 8 instructions?
// typedef enum logic[3:0] and expand the list of enums
package Definitions;
2022-08-12 05:01:28 +00:00
// enum names will appear in timing diagram
2022-08-13 22:34:01 +00:00
// ADD = 3'b000; LSH = 3'b001; etc. 3'b111 is undefined here
typedef enum logic[2:0] {
ADD, LSH, RSH, XOR,
AND, SUB, CLR } op_mne;
2022-08-12 05:01:28 +00:00
endpackage // definitions