alu/cse141L-project
Archived
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
This repository has been archived on 2023-12-21. You can view files and clone it, but cannot push or open issues or pull requests.
34 Commits 1 Branch 0 Tags
5d0f764ff542650115def3481acdeb34de08c0b7
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Arthur Lu 5d0f764ff5 used block RAM for data memory
2022-08-19 22:34:50 -07:00
firmware
make tqdm optional,
2022-08-20 03:40:35 +00:00
RTL
used block RAM for data memory
2022-08-19 22:34:50 -07:00
Description
No description provided
112 KiB
Languages
SystemVerilog 66%
Assembly 26.6%
Python 6.6%
Shell 0.5%
Dockerfile 0.3%