This repository has been archived on 2023-12-21. You can view files and clone it. You cannot open issues or pull requests or push a commit.

Arthur Lu 3c77111bfd made top_level submodule naming more verbose

2022-08-13 18:15:45 -07:00

firmware

push last commit

2022-08-13 16:36:00 -07:00

RTL

made top_level submodule naming more verbose

2022-08-13 18:15:45 -07:00

.gitignore

differentiate numerical imm and label imm,

2022-08-10 05:44:32 +00:00

S

Description

No description provided

112 KiB

Languages

SystemVerilog 66%

Assembly 26.6%

Python 6.6%

Shell 0.5%

Dockerfile 0.3%